UCC5304EVM-035

Texas Instruments
595-UCC5304EVM-035
UCC5304EVM-035

Fabricante:

Descripción:
Herramientas de desarrollo de administración de IC UCC5304 isolated sin gle-channel gate dr

Disponibilidad

Existencias:
No en existencias
Plazo de entrega de fábrica:
12 Semanas Tiempo estimado de producción de fábrica.
Mínimo: 1   Múltiples: 1   Máxima: 5
Precio unitario:
$-.--
Precio ext.:
$-.--
Est. Tarifa:

Precio (USD)

Cantidad Precio unitario
Precio ext.
$76.45 $76.45

Atributo del producto Valor de atributo Seleccionar atributo
Texas Instruments
Categoría de producto: Herramientas de desarrollo de administración de IC
RoHS:  
Evaluation Modules
Gate Driver
3 V to 5.5 V
6 V to 18 V
UCC5304
UCC5304-035
Marca: Texas Instruments
Temperatura de trabajo máxima: + 130 C
Temperatura de trabajo mínima: - 40 C
Tipo de producto: Power Management IC Development Tools
Cantidad de empaque de fábrica: 1
Subcategoría: Development Tools
Productos encontrados:
Para mostrar productos similares, seleccione al menos una casilla de verificación
Seleccione al menos una de las casillas de verificación anteriores para mostrar productos similares en esta categoría.
Atributos seleccionados: 0

MXHTS:
8473300401
CAHTS:
8473302000
USHTS:
8473301180
TARIC:
8473302000
ECCN:
EAR99

UCC5304EVM-035 Gate Driver Evaluation Module

Texas Instruments UCC5304EVM-035 Gate Driver Evaluation Module (EVM) is designed to evaluate the UCC5304, an isolated single-channel gate driver with a 4A source and 6A sink peak current capability. This evaluation module is a reference design for driving power MOSFETs with up to 18V drive voltage, UCC5304 pin function identification, components selection guide, and PCB layout example. Texas Instruments UCC5304EVM-035 has independent connection points for VCCI and VDD supplies, including separate ground points. A three-position header with jumpers for the input signal lets designers easily tie input high or low. Various testing points are provided for easy connection, including some designated for use with ground springs for shorter measurement loops of key signals. The PCB layout is optimized with a minimized loop area in both the gate driver and power supply loops with bypassing capacitors.